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A power converter now undergoing
development is required to operate at a
DC input potential ranging between 5.5
and 10 kV and a DC output potential of
400 V at a current up to 25 A. This power
converter is also required to be suffi-
ciently compact and reliable to fit and
operate within the confines of a high-
pressure case to be lowered to several
miles (≈5 km) below the surface of the
ocean. The architecture chosen to satisfy
these requirements calls for a series/
parallel arrangement of 48 high-fre-
quency, pulse-width-modulation (PWM),
transformer-isolation DC-to-DC power
converter blocks.
The input sides of the converter blocks
would be connected in series so that the
input potential would be divided among
them, each of them being exposed to an
input potential of no more than 10 kV/48
≈ 210 V. The series connection of inputs
would also enforce a requirement that all
the converter blocks operate at the same
input current. The outputs of the con-
verter blocks would be connected in a ma-
trix comprising 6 parallel legs, each leg
being a cascade of eight outputs wired in
series (see figure).
All the converter blocks would be
identical within the tolerances of the val-
ues of their components. A single volt-
age feedback loop would regulate the
output potential. All the converter
blocks would be driven by the same
PWM waveform generated by this feed-
back loop. The power transformer of
each converter block would have a unity
turns ratio and would be capable of with-
standing as much as 10 kVDC between
its primary and secondary windings. (Al-
though, in general, the turns ratio could
be different from unity, the simplest con-
struction for minimizing leakage and
maximizing breakdown voltage is at-
tained at a turns ratio of unity.)
Each converter block would contain an
output filter that would serve two pur-
poses, one being the conventional pur-
pose of smoothing out the pulsations in
the output potential. The other purpose is
to interact with the power transformer in
such amanner as to result in equal sharing
of voltage among all the converter blocks.
The secondary-side circuits in the con-
verter blocks would include synchro-
nous rectifiers instead of diode recti-
fiers, in order to prevent
inductor-current discontinuities at no
load or light load. Such discontinuities
could upset the desired sharing of volt-
age because they would cause the output
potential to depend on the output cur-
rent in addition to the PWM duty cycle.
The following two additional features
would not be crucial to sharing of cur-
rent and voltage but would be needed
for good performance:
• Each converter block would include a
two-stage input filter that would
smooth out input-current pulsations
caused by switching of the input volt-
age applied to the primary winding of
the power transformer. The input fil-
ter would include damping resistors to
prevent oscillations that could other-
wise occur in the presence of negative-
input resistance of the converter.
• The peak current in the switch on the
primary side of one of the converters
blocks would be sensed and com-
pared with an error signal after the
addition of an external ramp signal.
This current feedback loop will im-
prove the dynamic response and pro-
vide natural peak current limiting of
the converter.
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Architecture for a High-to-Medium-Voltage Power Converter
High input voltage would be divided evenly among many converter blocks.
NASA’s Jet Propulsion Laboratory, Pasadena, California
Converter Blocks would be connected in a series/parallel arrangement, which, together with control
circuitry, would result in equal sharing of current and voltage.
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